ViewTube

An overview of hardware and software components of a computer system.

A whistle-stop tour of how computers work, from how silicon is used to make computer chips, perform arithmetic to how programs ...

This is a solution to the classic CPU vs GPU technical interview question. Preparing for a technical interview? Checkout ...

www.too-tall.com We are a London-based Animation and AI Video Production Studio dedicated to comedy, entertainment, and ...

A second attempt at mitigating data hazards by moving data around in the pipeline.

The world of processors is changing forever. x86, ARM, and RISC-Five are no longer just architectures — they represent three ...

Learn the differences between RISC and CISC architectures, their design principles, and how they power processors like Apple ...

This is the first time running my 8-bit ALU, adding two numbers. More updates to come! #knex #mechanicalengineering ...

An introduction to the topic of computer bus architecture and hardware communication.

A look at ARM and RISC-5 architectures; what are they are where are they headed?

Introduction to machine language in the MIPS architecture.

Conceptual look at the various types data hazards and how they occur.

Description of the MARIE architecture as presented in the book "The Essentials of Computer Organization and Architecture" by ...

A brief overview of the syntax and purpose of Register Transfer Language (RTL). Because each RTL language varies depends on ...

An introduction to the topic of instruction level parallelism.

Introduction to exception handling at the assembly language level. Focus is on the status register model, but also addresses the ...

Multi-Core Computer Architecture Course URL: https://onlinecourses.nptel.ac.in/noc23_cs113/preview Dr. John Jose Department ...

Description of the difference between a hardwired and a microprogrammed control of a processor.

An introduction to the topic of branch prediction across multiple different architectures.

Crash Course in Supercomputing, June 23, 2025.